With submicron technologies, gate delays are dominated by gare buddelays rather than intrinsic gate delays. While the common approach for computing gate load delay (or total gate delay) is through delay tables (or k-factor equations), there are important methodology problems associated with the delay table approach. In this paper, we propose agate driver model with a Thevenin equivalent circuit consistingof a ramp voltagesource whose slew time is obtained from the gate slew tables, and a driver resistance in series with the gate load. We then develop analytical gate delay formulas using this Thevenin driver model and modeling the load with various gate load models under both rising and falling ramp input.
Introduction
With submicron technologies the overall path delay between gates is dominated by interconnect delays (including both the effect of interconnect on the driving gate and the pure interconnect propagation delay), rather than intrinsic gate delays. To compute pure interconnect propagation delay, various techniques based on either simulation [ 10, 12, 14] or analyticalformulas [ 1, 3, 4] have been proposed. However, total gate delay between an input and output pin pair must approximate the resistance value as a function of input slew rate and output load.
In practice, total gate delay or gate load delay for various load values is usually stored for each gatelcell in the library in delay Uble format, which we describe next. The intrinsic gate delay is also known for each gatelcell in the library. While the delay table format has become quite popular, note that the total gate delay can also be computed directly by modeling each gate as a linear resistor with voltage source and then modeling the (discrete or distributed) load using various gate load models. Delay Table Format Delay tables specify the total gate delay and the output slew rate (rise and/or fall time) for eachgate in thi library. There exists at least one pair of tables (one table for delay, one table for slew rate) for each celYgate in the library. vpically, delay tables are developed/characterized as functions of only the input slew rate (rise or fall time) and a single capacitance value which represents the effect of the load. This delay table format is equivalent to the socalled empirical "k-factor" formulas for delay and output rise time. ' There are important methodology questions associated with the delay table approach. In practice, delay and rise-times may be obtained by loading the gates with a discrete loud capacitor and then changingboth theload capacitanceand input rise-times. But in realstill beaccurateiy determined. We express this rotalgare delay (DAB in Figure 1 ) as the sum of intrinsic gate delay and gate bad delay: ity, the output of the gate is connected via interconnects to other gate inputs. Modeling the load at the gate as a single load capacitor may work well for technologies and designs where the mea of interconnectatthegateoutputis smallortheinterconnectparameters arenot dominant compared to gate parameters. With sub-micron technologies the interconnect resistance, capacitance, and inductance must be considered in the delay table characterization (inductance effects will definitely be an issue in the next process generation).
Given the disadvantages of the delay table approach, this paper explores the computation of gate delay by modeling the gate with a Thevenin equivalent circuit of voltage source and a resistance in series to the gate load. We propose a gate driver model with a Thevenin equivalent circuit of ramp voltage source having slew time derived from the gate slew tables and driver resistance in series to the gate load. We then develop analytical gate delay formulas using this Thevenin driver model in conjunction with various gate load models.
Review of Gate Load Models
Intrinsicgaredefuyis delay dueto physicaldevices(e.g., tran-various bad have been for modeling the driving siston) in the gate. Intrinsic gate delay can be thought of as point admittance at the gate output. The gate delays are estimated total gate delay with infinite load at the output. using these models either through the delay table methodology or Gare loud delay is the delay due to the load connected to the through an explicit simulation of the gate with the given load model. Before we discuss our analytical (closed-form) expressions for threshold gate delay, we briefly summarize a range of existing gate load output of the gate.
' b o popular approaches to gate delay computation are (i) com-"+As.
Lumped Models
putation of delay through delay rubles (or k-factor equations), and (ii) computationof delay by modeling the gate with aTheveninequivdent circuit of voltage source and a resistance in series with the gate The simplest approximation of the driving point admittance of the load. It tums out that the Thevenin equivalent model is a more ef-load interconnect tree is the total capacitanceof the tree (Cm), which fective delay model when the load is not purely capacitive, since it is a (pessimistic) first-order approximation. Theactualdelay is much naturally captures the interaction of the gate's output resistance and smaller than that derived from the lump4 capacitance model, bethe RC/RLC load. However, both models are empirical; in particu-cause the interconnect resistance acts as a shield to reduce the load lar, the Thevenin equivalent model requires empirical fitting [9] (&) and capacitance equal to the total interconnect capacitance (Ctot). This yields an optimistic delay estimate because the total interconnect resistance is lumped together and shields the total capa 1"t R I = 12/25 R Gate the metal resistance "shields" some capacitance [I 11 . For example, if we increase the interconnect resistance of the load and keep the gate output resistance constant then the total gate delay at the outectresistance will tend to shield (1)
1=1
The parameters of the equivalent circuit are obtained by matching the first three moments of the admittance with correspondingcoeffi- tained from the gate slew tables, and series resistance connected to (2) the load.
To model the gate dnver, a Thevenin equivalent circuit model has been used with a step input voltage source [6] and a driver resistance
Effective Capacit el
The cell tables (or k-factor formulas) for delay and output rise time which is computedusingthe transistor linear region resistancevalue of gatesdepend only on the input slew rate 2nd a single load CaPac- [16] . For complex gates, estimating the driver itance, which represents the effect of the lo here are two differ-transistor linear region model gives inaccurate ent approaches in the lfierature for compu ch an efSeCtlve ca-assuming a step input as the voltage source can introduce considpacitunce: (i) McCormick's Effective Capacitance kk~del [61, and erable error. To eliminate the latter inaccuracy, we propose a new (ii) Pillage et a1 's E€fective Capacitance Model [II, 131 The aim dnver model for the gate wlth an equivalent of each approach is to approximate the load at gate output using a linear source resistance (Rs) and a rump inpu single effective capacitance.
slew time is equal to the output slew time fr Figure 4 . (If the model uses gate input slew time as the slew time for the source voltage, the size of the gate will have no effect on the
Open-Ended RC I 3 Model
In a pre-routing timing analysis, exac gate delay Hence, we use the output slew time able. The paper [2] 
Load Model
The simplest approximation models the entire load at the gate output with a single lumped capacitance. The gate is modeled with a source ramp input of rise time TR and a series sotirce resistance Rs (see Figwe 4) .
(1 +SRIC2) Figure 6) . For the open-ended RC ll alent circuit consisting of a source ramp input with rise time TR and model the first three moments of the driving point admittance are exa series source resistance Rs. Recall that the parameters of the ll pressed in terms of the total resistance and capacitance of the load . ,
WS) = Vi&) 1 +S(Rscl +Rsc2 + R I~2 ) + S 2 R s R I~l~2

+36.
T5-PClP.4.
